

SECTION	27.1	CHDX IDENTIFICATIONS	PAGE 27-2
	27.2	INSTALLATION DETAILS	27-4
	27.3	INTERFACE CONNECTIONS	27-8
	27.4	HARDWARE-SOFTWARE INTERFACE DETAILS	27-9
	27.5	TEST PROGRAMS	27-13

LIST OF ILLUSTRATIONS

FIGURE	27.1	P-6891-002 (ASSEMBLY)	27-5
	27.2	P-6891 IN A SYSTEM	27-5
	27.3	STRAP SETTINGS	27-6
	27.4	INTERRUPT SWITCHES ADAPTOR BOARD	27-7
	27.5	LAY OUT CONNECTORS 4J, 3J, 1J	27-8
	27.6	DCE CABLE PTS-6016	27-8
	27.7	COMMAND TIMING	27-9
	27.8	TRANSMITTER COMMANDS SUMMARIZED	27-10
	27.9	RECEIVER COMMANDS SUMMARIZED	27-11
	27.10	STATUS INFORMATION RECEIVER AND TRANSMITTER	27-12

LIST OF TABLES

TABLE	27.1	GP-SIMPLIFIED BUS INTERFACE CONNECTOR 1J	27-3
	27.2	X.21 INTERFACE CONNECTOR 3J	27-4
	27.3	INTERFACE TEST CONNECTOR	27-4

27.1 CHDX IDENTIFICATIONS (Line Controller for HDLC - X.21)

Type Number : PTS-6891-002

This Channel Unit is a combination of :

- GP Bus Adaptor Board, 5131 194 07900
- PTS-6858-003, CUDX, 5111 199 55670
- Panel, 5131 193 53000

The assembly is identified with 5131 194 90500

Control Unit Address: Depending on application

Interrupt levels : One for Receiver part and one for Transmitter part: Depending on application

Channel : Programmed Channel

Power Consumption : +5 Volt, 2.5 Amp.
+18 Volt, 50 mAmp.
-18 Volt, 50 mAmp.

Number of Lines : 1 line

Line Interface : CCITT X.24, X.27, CCITT X.21

Transmission Speed : Less or equal to 4800 bits per second

Timing Control : External clock

Transmission Type : Full duplex,
Bit oriented in data phase, Character oriented in connection phase

Data Length : Data Phase: 16 bits
Connection Phase, 8 bits

Parity Control : Data Phase: FCS according to ECMA-40

Special features : Forced data phase, NRZ or NRZI strap selectable

Procedures : HDLC protocol for circuit switched networks (X.21)
Byte timing not supported

Software : TOSS driver DRDC23 (Release 11 and higher)

Test Program : t.b.f.

CONNECTOR 1J:

Pin Number	Signal Name	Pin Number	Signal Name
1C01		1A01	
1C02		1A02	
1C03	BCI**	1A03	INCL**
1C04	IR1N*	1A04	BR1N*
1C05	IR0N*	1A05	BR0N*
1C06	0 Volt	1A06	0 Volt
1C07	PWFN	1A07	RSLN
1C08	CLEARN	1A08	ACN
1C09	0 Volt	1A09	0 Volt
1C10	TMPN	1A10	TSMN
1C11		1A11	
1C12	0 Volt	1A12	0 Volt
1C13	MAD00	1A13	MAD01
1C14	MAD02	1A14	MAD03
1C15	MAD04	1A15	MAD05
1C16	MAD06	1A16	MAD07
1C17	MAD08	1A17	MAD09
1C18	MAD10	1A18	MAD11
1C19	MAD12	1A19	MAD13
1C20	MAD14	1A20	MAD15
1C21		1A21	
1C22	0 Volt	1A22	0 Volt
1C23	BI008-N	1A23	BI000-N
1C24	BI009-N	1A24	BI001-N
1C25	BI010-N	1A25	BI002-N
1C26	BI011-N	1A26	BI003-N
1C27	BI012-N	1A27	BI004-N
1C28	BI013-N	1A28	BI005-N
1C29	BI014-N	1A29	BI006-N
1C30	BI015-N	1A30	BI007-N
1C31		1A31	
1C32	+5 Volt	1A32	+5 Volt

Note: ** Not used with PTS

* Are connected via
Adaptor card.

Receiver interrupt: 1C04
Transmitter interrupt: 1C05

Receiver Break: 1A04
Transmitter Break: 1A05

Table 27.1 GP-SIMPLIFIED BUS INTERFACE CONNECTOR 1J

CONNECTOR 3J:

Pin Number	Signal Name	Function	Direction
3J02 3J09	T-N T-P	Transmission Line	From HLXCU3 to DCE
3J03 3J10	C-N C-P	Control Line	From HLXCU3 to DCE
3J06 3J13	S-N S-P	Signal Element Timing	From DCE to HLXCU3
3J07 3J14	B-N B-P	Byte Timing	From DCE to HLXCU3
3J04 3J11	R-N R-P	Receiver Line	From DCE to HLXCU3
3J05 3J12	I-N I-P	Indicator Line	From DCE to HLXCU3
3J08	G	Ground	

Table 27.2 X21 INTERFACE CONNECTOR 3J

CONNECTOR 4J:

Pin Number	Signal Name	Function	Direction
4B03 4B02 4B01 4A13 4A12 4A11 4A10 4A09	IVB0-N IVB1-N IVB2-N IVB3-N IVB4-N IVB5-N IVB6-N IVB7-N	Internal Bus Signal	To Test tool
4B13 4B12 4B11 4B10 4B09 4B08 4B07 4B06 4B05 4B04	APROG00 APROG01 APROG02 APROG03 APROG04 APROG05 APROG06 APROG07 APROG08 APROG09	Internal Address line	To Test tool
4A03 4A07 4A08 4A06 4A04	APROG10 OSCTEST 0 Volt 0 Volt +5 Volt	Internal Address line Oscillator signal	To Test tool From Test tool
			To Test tool

Table 27.3 INTERFACE TEST CONNECTOR 4J




Figure 27.1 P-6891-002 (ASSEMBLY)






Figure 27.2 P-6891 IN A SYSTEM




A- S26, S25: Must be fitted for normal operation.

B- Single Interrupt selected.
Receiver Interrupt Output pin: 1C04 (conn. 1J)
Transmitter Interrupt Output pin: 1C05 (conn. 1J)
See further General Purpose Bus Adaptor.



C- Interrupt Level Selection.
Not significant. The interrupt level is strapped at GP Bus Adaptor.

D- Control Unit Address Selection.
MAD10-MAD14 (S01-S05) are strapped for the Receiver part. The Transmitter part is then addressed by: (Receiver part + 1)



Example: /0C (Rec.)
/0D (Trx.)

E- S18 (Enable Oscillator) must be fitted.
S19 & S17 (NRZI or not) must be strapped according the mode selected.

Figure 27.3 STRAP SETTINGS




Figure 27.4 INTERRUPT SWITCHES ADAPTOR BOARD

27.3 INTERFACE CONNECTIONS




Figure 27.5 LAYOUT CONNECTORS 4J, 3J, 1J




Figure 27.6 DCE CABLE PTS-6016

27.4 HARDWARE/SOFTWARE INTERFACE DETAILS




Figure 27.7 COMMAND TIMING

Transmitter Commands





Figure 27.8 TRANSMITTER COMMANDS SUMMARIZED


Receiver Commands



63950

Figure 27.9 RECEIVER COMMANDS SUMMARIZED

Status word from Receiver part:



Status word from Transmitter part:




Figure 27.10 STATUS INFORMATION RECEIVER AND TRANSMITTER

27.5 TEST PROGRAMS

Not available (May 1985)

